Skip to Main Content

EECS151

Download as PDF

EECS 151 - Introduction to Digital Design and Integrated Circuits

Electrical Engineering and Computer Sciences Undergraduate COE - College of Engineering

Subject

EECS

Course Number

151

Department

Electrical Engineering and Computer Sciences

Course Level

Undergraduate

Course Title

Introduction to Digital Design and Integrated Circuits

Course Description

An introduction to digital and system design. The material provides a top-down view of the principles, components, and methodologies for large scale digital system design. The underlying CMOS devices and manufacturing technologies are introduced, but quickly abstracted to higher-levels to focus the class on design of larger digital modules for both FPGAs (field programmable gate arrays) and ASICs (application specific integrated circuits). The class includes extensive use of industrial grade design automation and verification tools for assignments, labs and projects. The class has two lab options: ASIC Lab (EECS 151LA) and FPGA Lab (EECS 151LB). Students must enroll in at least one of the labs concurrently with the class.

Minimum Units

3

Maximum Units

3

Grading Basis

Default Letter Grade; P/NP Option

Instructors

Stojanovic, Wawrzynek

American Cultures Requirement

No

Reading and Composition Requirement

None of the Reading and Composition Requirement

Prerequisites

EECS 16A and EECS 16B.

Repeat Rules

Course is not repeatable for credit.

Credit Restriction Courses

-

Course Objectives

The Verilog hardware description language is introduced and used. Basic digital system design concepts, Boolean operations/combinational logic, sequential elements and finite-state-machines, are described. Design of larger building blocks such as arithmetic units, interconnection networks, input/output units, as well as memory design (SRAM, Caches, FIFOs) and integration are also covered. Parallelism, pipelining and other micro-architectural optimizations are introduced. A number of physical design issues visible at the architecture level are covered as well, such as interconnects, power, and reliability.

Formats

Lecture, Discussion

Term

Fall

Weeks

15 weeks

Weeks

15

Lecture Hours

3

Discussion Hours

1

Outside Work Hours

5